## General Description

The 844441 is a low jitter, high performance clock generator and a member of the FemtoClock ${ }^{\circledR}$ family of silicon timing products. The 844441 is designed for use in applications using the SAS and SATA interconnect. The 844441 uses an external, 25 MHz , parallel resonant crystal to generate four selectable output frequencies: $75 \mathrm{MHz}, 100 \mathrm{MHz}, 150 \mathrm{MHz}$, and 300 MHz . This silicon based approach provides excellent frequency stability and reliability. The 844441 features down and center spread spectrum (SSC) clocking techniques.

## Applications

- SAS/SATA Host Bus Adapters
- SATA Port Multipliers
- SAS I/O Controllers
- TapeDrive and HDD Array Controllers
- SAS Edge and Fanout Expanders
- HDDs and TapeDrives
- Disk Storage Enterprise


## Features

- Designed for use in SAS, SAS-2, and SATA systems
- Center ( $\pm 0.17 \%)$ Spread Spectrum Clocking (SSC)
- Down (-0.23\% or -0.5\%) SSC
- Better frequency stability than SAW oscillators
- One differential 2.5V LVDS output
- Crystal oscillator interface designed for 25 MHz ( $C_{L}=12 \mathrm{pF}$ ) frequency
- External fundamental crystal frequency ensures high reliability and low aging
- Selectable output frequencies: $75 \mathrm{MHz}, 100 \mathrm{MHz}, 150 \mathrm{MHz}$, 300 MHz
- Output frequency is tunable with external capacitors
- RMS phase jitter @ 100MHz, using a 25 MHz crystal (12kHz - 20MHz): 1.1936ps (typical)
- 2.5 V operating supply
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Lead-free (RoHS 6) packaging


## Block Diagrams



## Pin Assignment



8-Lead SOIC, $3.90 \mathrm{~mm} \times 4.90 \mathrm{~mm}$ Package


16-Lead TSSOP, 4.4mm x 5.0mm Package

## Pin Description and Pin Characteristic Tables

## Table 1. Pin Descriptions

| Name | Type |  | Description |
| :---: | :---: | :---: | :--- |
| XTAL_OUT, <br> XTAL_IN | Input |  | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. |
| SSC_SELO, <br> SSC_SEL1 | Input | Pulldown | SSC select pins. See Table 3A. LVCMOS/LVTTL interface levels. |
| F_SELO | Input | Pulldown | Output frequency select pin. See Table 3B. LVCMOS/LVTTL interface levels. |
| F_SEL1 | Input | Pullup | Output frequency select pin. See Table 3B. LVCMOS/LVTTL interface levels. |
| nPLL_SEL | Input | Pulldown | PLL Bypass pin. LVCMOS/LVTTL interface levels. |
| Q, nQ | Output |  | Differential clock outputs. LVDS interface levels. |
| GND | Power |  | Power supply ground. |
| $V_{\text {DD }}$ | Power |  | Power supply pin. |
| nc | Unused |  | No connect. |

NOTE: Pullup/Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Units |  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | nPLL_SEL, F_SEL[1:0], SSC_SEL[1:0] |  | 4 |  |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | pF |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  |

## Function Tables

Table 3A. SSC_SEL[1:0] Function Table

| Inputs |  |  |
| :---: | :---: | :---: |
| SSC_SEL1 | SSC_SEL0 |  |
| 0 (default) | 0 (default) | SSC Off |
| 0 | 1 | $0.5 \%$ Down-spread |
| 1 | 0 | $0.23 \%$ Down-spread |
| 1 | 1 | $0.34 \%$ Center-spread |

Table 3B. F_SEL[1:0] Function Table

| Inputs |  | Output Frequency (MHz) |
| :---: | :---: | :---: |
| F_SEL1 | F_SEL0 |  |
| 0 | 0 | 100 |
| 0 | 1 | 150 |
| 1 (default) | 0 (default) | 300 |
| 1 | 1 |  |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuous Current | 10 mA |
| Surge Current | 15 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 16 Lead TSSOP | $81.2^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| 8 Lead SOIC | $96.0^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{Ifpm})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $I_{D D}$ | Power Supply Current |  |  |  | 73 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.7 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input <br> High <br> Current | F_SEL1 | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { SSC_SEL[0:1], } \\ & \text { F_SELO, nPLL_SEL } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current | F_SEL1 | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { SSC_SEL[0:1], } \\ & \text { F_SELO, nPLL_SEL } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |

Table 4C. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $V_{O D}$ | Differential Output Voltage |  | 200 |  | 454 |
| $\Delta V_{O D}$ | $V_{\text {OD }}$ Magnitude Change |  |  |  | mV |
| $V_{O S}$ | Offset Voltage | 1 |  | 50 |  |
| $\Delta V_{O S}$ | $V_{\text {OS }}$ Magnitude Change |  |  | 1.375 | V |

Table 4D. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  |  | 25 |  |  |
| Equivalent Series Resistance (ESR) |  |  |  | MHz |  |
| Shunt Capacitance |  |  | 50 | Ohm |  |
| Load Capacitance $\left(C_{L}\right)$ |  | 12 | 7 | pF |  |

## AC Electrical Characteristics

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | F_SEL(1:0) = 00 |  | 75 |  | MHz |
|  |  | F_SEL(1:0) = 01 |  | 100 |  | MHz |
|  |  | F_SEL(1:0) = 10 |  | 150 |  | MHz |
|  |  | F_SEL(1:0) = 11 |  | 300 |  | MHz |
| tjit(Ø) | RMS Phase Jitter (Random); NOTE 1 | 75MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 1.19602 |  | ps |
|  |  | 100MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 1.1936 |  | ps |
|  |  | 150MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 1.22743 |  | ps |
|  |  | 300MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 1.15011 |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 100 |  | 400 | ps |
| odc | Output Duty Cycle |  | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: Characterized using a $25 \mathrm{MHz}, 12 \mathrm{pF}$ quartz crystal.
NOTE 1: Please refer to the Phase Noise plot.

## Typical Phase Noise at 100MHz



## Parameter Measurement Information



### 2.5V LVDS Output Load Test Circuit



Output Rise/Fall Time


Offset Voltage Setup


RMS Phase Jitter


Output Duty Cycle/Pulse Width/Period


Differential Output Voltage Setup

## Application Information

## Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.8 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{ns}$. For 3.3 V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure $1 A$ shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver ( Ro ) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This
can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and changing R2 to $50 \Omega$. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure $1 B$ shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance $\left(Z_{0}\right)$ of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The
standard termination schematic as shown in Figure $2 A$ can be used with either type of output structure. Figure $2 B$, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.


LVDS Termination

## Schematic Example

Figures 3A and 3B are example 844441 application schematics for either the 8 pin M package or the 16 pin G package. The schematic examples focus on functional connections and are not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.

In this example, the device is operated at $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$. A 12 pF parallel resonant 25 MHz crystal is used with tuning capacitors C1 = C2 $=14 \mathrm{pF}$, which are recommended for frequency accuracy. Depending on the variation of the parasitic stray capacity of the printed circuit board traces between the crystal and the Xtal_In and Xtal_Out pins, the values of C1 and C2 might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used, but this will require adjusting C 1 and C 2 . In circuit board design, return the capacitors to ground through a single point contact close to the package. Two examples of terminations for LVDS receivers without built-in termination are shown in this schematic.

In order to achieve the best possible filtering, it is recommended that the placement of the power filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the $0.1 \mu \mathrm{~F}$ capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.


Figure 3A. 844441 Schematic Example


Figure 3B. 844441 Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the 844441. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 844441 is the sum of the core power plus the power dissipated due to loading.
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

Total Power mAX $=\mathrm{V}_{\mathrm{DD}} \mathrm{MAX}^{*} \mathrm{I}_{\mathrm{DD} \_\mathrm{MAX}}=2.625 \mathrm{~V} * 73 \mathrm{~mA}=191.7 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

$$
\begin{aligned}
& \text { The equation for } \mathrm{Tj} \text { is as follows: } \mathrm{Tj}=\theta_{\mathrm{JA}} * \text { Pd_total }+\mathrm{T}_{\mathrm{A}} \\
& \mathrm{Tj}_{\mathrm{j}}=\text { Junction Temperature } \\
& \theta_{\mathrm{JA}}=\text { Junction-to-Ambient Thermal Resistance } \\
& \text { Pd_total = Total Device Power Dissipation (example calculation is in section } 1 \text { above) } \\
& \mathrm{T}_{\mathrm{A}}=\text { Ambient Temperature }
\end{aligned}
$$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $96^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6B below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:

$$
85^{\circ} \mathrm{C}+0.192 \mathrm{~W} * 96^{\circ} \mathrm{C} / \mathrm{W}=103.4^{\circ} \mathrm{C} \text {. This is well below the limit of } 125^{\circ} \mathrm{C} .
$$

This calculation is only an example. Tj will obviously vary depending on the supply voltage, air flow and the type of board (multi-layer).

Table 6A. Thermal Resistance $\theta_{\mathrm{JA}}$ for 16 Lead TSSOP, Forced Convection

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $81.2^{\circ} \mathrm{C} / \mathrm{W}$ | $73.9^{\circ} \mathrm{C} / \mathrm{W}$ | $70.2^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 6B. Thermal Resistance $\theta_{\mathrm{JA}}$ for 8 Lead SOIC, Forced Convection

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Second | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $96^{\circ} \mathrm{C} / \mathrm{W}$ | $87^{\circ} \mathrm{C} / \mathrm{W}$ | $82^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 7A. $\theta_{\text {JA }}$ vs. Air Flow Table for a 16 Lead TSSOP

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $81.2^{\circ} \mathrm{C} / \mathrm{W}$ | $73.9^{\circ} \mathrm{C} / \mathrm{W}$ | $70.2^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 7B. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 8 Lead SOIC

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Second | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $96^{\circ} \mathrm{C} / \mathrm{W}$ | $87^{\circ} \mathrm{C} / \mathrm{W}$ | $82^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 844441 is: 3374

## Package Outline and Package Dimensions

Package Outline - G Suffix for 16-Lead TSSOP


Table 8A. Package Dimensions for 16 Lead TSSOP

| All Dimensions in Millimeters |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Minimum | Maximum |  |  |
| N | 16 |  |  |  |
| A |  |  |  |  |
| A1 | 0.05 | 0.15 |  |  |
| A2 | 0.80 | 1.05 |  |  |
| b | 0.19 | 0.30 |  |  |
| c | 0.09 | 0.20 |  |  |
| D | 4.90 | 5.10 |  |  |
| E | 6.40 |  |  |  |
| Basic |  |  |  |  |
| E1 | 4.30 | 4.50 |  |  |
| e | 0.65 |  |  |  |
| Basic |  |  |  |  |
| L | 0.45 | 0.75 |  |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |  |  |
| aaa |  |  |  | 0.10 |

Reference Document: JEDEC Publication 95, MO-153

Package Outline - M Suffix for 8 Lead SOIC


Table 8B. Package Dimensions for 8 Lead SOIC

| All Dimensions in Millimeters |  |  |
| :---: | :---: | :---: |
| Symbol | Minimum | Maximum |
| $\mathbf{N}$ | 8 |  |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| B | 0.33 | 0.51 |
| C | 0.19 | 0.25 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 1.27 |  |
| Basic |  |  |
| H | 5.80 | 6.20 |
| L | 0.25 | 0.50 |
| $\alpha$ | 0.40 | 1.27 |

Reference Document: JEDEC Publication 95, MS-012

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Output Frequency <br> (MHz) | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 844441DGILF | 44441DIL | $75,100,150,300$ | 16 Lead TSSOP, Lead-Free | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DGILFT | 44441 DIL | $75,100,150,300$ | 16 Lead TSSOP, Lead-Free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-75LF | $441 \mathrm{DI75L}$ | 75 | 8 Lead SOIC, Lead-Free | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-75LFT | $441 \mathrm{DI75L}$ | 75 | 8 Lead SOIC, Lead-Free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-100LF | 41 DI100L | 100 | 8 Lead SOIC, Lead-Free | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-100LFT | 41 DI100L | 100 | 8 Lead SOIC, Lead-Free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-150LF | 41 DI150L | 150 | 8 Lead SOIC, Lead-Free | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-150LFT | 41 DI150L | 150 | 8 Lead SOIC, Lead-Free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-300LF | $41 \mathrm{DI300L}$ | 300 | 8 Lead SOIC, Lead-Free | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844441DMI-300LFT | 41DI300L | 300 | 8 Lead SOIC, Lead-Free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :--- | :---: |
|  | T4D | 1 | 4 | Features Section, Crystal Oscillator bullet, added additional crystal recommendation. |
| B Crystal Characteristics Table - added crystal recommendation note. |  |  |  |  |
| B | T5 | 4 | AC Characteristics Table - added additional crystal recommendation to 2nd note. <br> Application Schematics - in schematics, added additional crystal recommendation. <br> Deleted part number prefix/suffix throughout the datasheet. <br> Updated datasheet header/footer. | $5 / 5 / 15$ |
| C |  | $9-10$ | Updated Application Schematics. |  |
| D |  | 1 | PDN \#CQ-15-04 Product Discontinuance Notice - <br> Last Time buy Expires on August 14, 2016. |  |
| E |  | $9-10$ | The 844441 datasheet is obsolete per PDN \#CQ-15-04. <br> Application Schematic, IDT crystal part number was replaced by FOX part number. | $11 / 2 / 16$ |

Corporate Headquarters
6024 Silver Creek Valley Road

## Sales

1-800-345-7015 or 408-284-8200
Tech Support
San Jose, CA 95138 USA
Fax: 408-284-2775
www.IDT.com
www.IDT.com/go/sales

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.

