# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

## General Description

The MAXQ7670 is a highly integrated solution for measuring multiple analog signals and outputting the results on a control area network (CAN) bus. The device operates from a single 5 V supply and incorporates a highperformance, 16-bit reduced instruction set computing (RISC) core, a SAR ADC, and a CAN 2.0B controller, supporting transfer rates up to 1 Mbps . The 10-bit SAR ADC includes an amplifier with programmable gains of $1 \mathrm{~V} / \mathrm{V}$ or $16 \mathrm{~V} / \mathrm{N}, 8$ input channels, and conversion rates up to $250 k s p s$. The eight single-ended ADC inputs can be configured as four unipolar or bipolar, fully differential inputs. For single-supply operation, the external 5V supply powers the digital I/Os and two separate integrated linear regulators that supply the 2.5 V digital core and the 3.3V analog circuitry. Each supply rail has a dedicated power-supply supervisor that provides brownout detection and power-on reset (POR) functions. The 16-bit RISC microcontroller ( $\mu \mathrm{C}$ ) includes 64KB (32K x 16) of nonvolatile program/data flash and $2 \mathrm{~KB}(1 \mathrm{~K} \times 16)$ of data RAM. Other features of the MAXQ7670 include a 4-wire SPITM interface, a JTAG interface for in-system programming and debugging, an integrated 15 MHz RC oscillator, external crystal oscillator support, a timer/counter with pulse-width modulation (PWM) capability, and seven GPIO pins with interrupt and wake-up capability.
The system-on-a-chip (SoC) MAXQ7670 is a $\mu \mathrm{C}$-based, smart data acquisition system. As a member of the MAXQ ${ }^{\circledR}$ family of 16 -bit, RISC $\mu \mathrm{Cs}$, the MAXQ7670 is ideal for low-cost, low-power, embedded-applications such as automotive, industrial controls, and building automation. The flexible, modular architecture used in the MAXQ $\mu \mathrm{Cs}$ allows development of targeted products for specific applications with minimal effort.
The MAXQ7670 is available in a 40 -pin, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ TQFN package, and is specified to operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.

Applications<br>Automotive Steering Angle and Torque Sensors CAN-Based Automotive Sensor Applications Industrial Control<br>Building Automation

Features

- High-Performance, Low-Power, 16-Bit RISC Core 0.166 MHz to 16 MHz Operation, Approaching 1MIPs/MHz
Low Power (<1mA/MIPS, VDVDD = +2.5V)
16-Bit Instruction Word, 16-Bit Data Bus 33 Instructions, Most Require Only One Clock Cycle
16-Level Hardware Stack
$16 \times 16-\mathrm{Bit}$, General-Purpose Working Registers Three Independent Data Pointers with AutoIncrement/Decrement
Low-Power, Divide-by-256, Power-Management Modes (PMM) and Stop Mode
- Program and Data Memory 64KB Internal Nonvolatile Program/Data Flash 2KB Internal Data RAM
- SAR ADC

8 Single-Ended/4 Differential Channels, 10-Bit Resolution with No Missing Codes PGA Gain $=1 \mathrm{~V} / \mathrm{V}$ or 16V/V
250ksps (150.9ksps with PGA Gain $=16 \mathrm{~V} / \mathrm{V}$ )

- Timer/Digital I/O Peripherals CAN 2.0B Controller (15 Message Centers) Serial Peripheral Interface (SPI)
JTAG Interface (Extensive Debug and Emulation Support)
Single 16-Bit/Dual 8-Bit Timer/PWM
Seven General-Purpose, Digital I/O Pins with
External Interrupt/Wake-Up Features
- Oscillator/Clock Module Internal Oscillator Supports External Crystal ( 8 MHz or 16 MHz )
Integrated 15MHz RC Oscillator
External Clock Source Operation
Programmable Watchdog Timer
- Power-Management Module Power-On Reset
Power-Supply Supervisor/Brownout Detection Integrated +2.5 V and +3.3 V Linear Regulators

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAXQ7670ATL/N+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 TQFN-EP* |

$N$ denotes an automotive qualified part.
+Denotes a lead-free/RoHS-compliant package.
${ }^{*} E P=$ Exposed pad

Typical Application Circuit and Pin Configuration appear at end of data sheet.

SPI is a trademark of Motorola, Inc.
MAXQ is a registered trademark of Maxim Integrated Products, Inc.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: http://www.maxim-ic.com/errata.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ABSOLUTE MAXIMUM RATINGS

| DVDD to DGN | . 3 V to +3 V |
| :---: | :---: |
| DVDDIO to GNDIO | -0.3 V to +5.5 V |
| AVDD to AGND | -0.3 V to +4V |
| DGND to GNDIO. | -0.3V to +0.3V |
| GNDIO to AGND. | -0.3 V to +0.3 V |
| AGND to DGND. | -0.3V to +0.3V |
| Analog Inputs to AGND. | -0.3V to (VAVDD +0.3 V ) |
| RESET, Digital Inputs/Outputs to GNDIO | -0.3V to (VVVDDIO +0.3 V ) |
| XIN, XOUT to DGND | .-0.3V to (VDVDD +0.3 V ) |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
40-Pin TQFN (derate $36 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .......... 2857 mW
Continuous Current into Any Pin....................................... $\pm 50 \mathrm{~mA}$
Operating Temperature Range ......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Supply Voltage Ranges | DVDD | $\begin{aligned} & \overline{\mathrm{REGEN2}}=\mathrm{DVDDIO}, \mathrm{DV} \text { DD } \leq A V_{D D}, \\ & D V_{D D} \leq \mathrm{DV}_{\mathrm{DDIO}} \end{aligned}$ | 2.25 | 2.5 | 2.75 | V |
|  | AVDD | LRAPD $=1, A V_{D D} \leq \mathrm{DV}_{\text {DDII }}$ | 3.0 | 3.3 | 3.6 |  |
|  | DVDDIO |  | 4.5 | 5.0 | 5.25 |  |
| AVDD Supply Current | IAVDD | Shutdown (Note 2) |  | 3 | 10 | $\mu \mathrm{A}$ |
|  |  | All analog functions enabled |  | 6 | 7 | mA |
| Analog Module Incremental Subfunction Supply Current | $\Delta^{\text {a }}$ AVDD | ADC, 50ksps, 4MHz ADCCLK |  | 5200 |  | $\mu \mathrm{A}$ |
|  |  | ADC, 250ksps, 4MHz ADCCLK |  | 5600 |  |  |
|  |  | AVDD brownout interrupt monitor |  | 3 |  |  |
|  |  | PGA enabled |  | 5500 |  |  |
| DVDD Supply Current | IDVDD | CPU in stop mode, all peripherals disabled |  | 25 | 200 | $\mu \mathrm{A}$ |
|  |  | High speed/2MHz mode (Note 3) |  | 2.0 | 2.5 | mA |
|  |  | High speed/16MHz mode (Note 4) |  | 11.3 |  |  |
|  |  | Low speed/625kHz mode (Note 5) |  | 0.95 |  |  |
|  |  | Program flash erase or write |  | 14 | 23 |  |
| Digital Peripheral Incremental Subfunction Supply Current | $\Delta \mathrm{I}$ DVDD | DVDDIO brownout reset monitor |  | 1 |  | $\mu \mathrm{A}$ |
|  |  | HF crystal oscillator |  | 60 |  |  |
|  |  | Internal fixed-frequency oscillator |  | 50 |  |  |
| DVDDIO Supply Current | IDVDDIO | All digital I/Os static at GNDIO or DVDDIO |  | 2 | 20 | $\mu \mathrm{A}$ |
|  |  | CAN transmitting, timer output switching (Note 6) |  | 0.2 | 0.3 | mA |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEMORY SECTION |  |  |  |  |  |  |
| Flash Memory Size |  | Program or data storage |  | 64 |  | KB |
| Flash Page Size |  | 16-bit word size |  | 256 |  | Words |
| Flash Erase/Write Endurance |  | Program or data (Note 7) | 10,000 |  |  | Cycles |
| Flash Data Retention (Note 7) |  | All flash, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 100 |  |  | Years |
|  |  | All flash, $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | 15 |  |  |  |
| Flash Erase Time |  | Flash page erase | 20 |  | 50 | ms |
|  |  | Entire flash mass erase | 200 |  | 500 |  |
| Flash Programming Time |  | Flash single word programming | 20 |  | 40 | $\mu \mathrm{s}$ |
|  |  | Entire flash programming | 0.66 |  | 1.31 | S |
| RAM Memory Size |  |  | 2 |  |  | KB |
| Utility ROM Size |  | 16-bit word size | 4 |  |  | KWords |
| ANALOG SENSE PATH (Includes PGA and ADC) |  |  |  |  |  |  |
| Resolution | NadC | No missing codes | 10 |  |  | Bits |
| Integral Nonlinearity | INLADC | PGA gain $=16 \mathrm{~V} / \mathrm{V}$, bipolar mode, $\mathrm{V}_{\mathrm{IN}}= \pm 100 \mathrm{mV}$, 150.9 ksps |  | $\pm 0.5$ | $\pm 1$ | $L^{\text {SB }} 10$ |
|  |  | PGA gain $=1 \mathrm{~V} / \mathrm{N}$, unipolar mode, $\mathrm{V}_{\mathrm{IN}}=+1.0 \mathrm{~V}, 250 \mathrm{ksps}$ |  | $\pm 0.4$ | $\pm 1$ |  |
| Differential Nonlinearity | DNLADC | PGA gain $=1 \mathrm{~V} / \mathrm{V}$ or $16 \mathrm{~V} / \mathrm{V}$ |  | $\pm 0.4$ | $\pm 1$ | LSB10 |
| Input-Referred Offset Error |  | $\begin{aligned} & \text { Test at } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { PGA gain }=1 \mathrm{~V} / \mathrm{V} \text { or } 16 \mathrm{~V} / \mathrm{V} \end{aligned}$ |  | $\pm 1$ | $\pm 10$ | mV |
| Offset-Error Temperature Coefficient |  | PGA gain $=16 \mathrm{~V} / \mathrm{V}$, bipolar mode |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | PGA gain = 16V/V, bipolar mode, excludes offset and reference error, test at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -2 |  | +2 | \% |
| Gain-Error Temperature Coefficient |  | PGA gain $=16 \mathrm{~V} / \mathrm{V}$, bipolar mode |  | $\pm 5$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Conversion Clock Frequency | ${ }_{\text {fadcclk }}$ | fSYSCLK $=8 \mathrm{MHz}$ or 16 MHz | 0.5 |  | 4.0 | MHz |
| Sample Rate | fsample | PGA gain $=16 \mathrm{~V} / \mathrm{V}, \mathrm{f}_{\text {ADCCLK }}=4 \mathrm{MHz}$ |  |  | 150.9 | ksps |
|  |  | PGA gain $=1 \mathrm{~V} / \mathrm{V}, \mathrm{f}_{\text {ADCCLK }}=4 \mathrm{MHz}$ |  |  | 250 |  |
| Channel Select, Track-andHold Acquisition Time | tACQ | PGA gain $=16 \mathrm{~V} / \mathrm{V}$, <br> 13.5 ADCCLK cycles at 4 MHz |  | 3.375 |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \text { PGA gain }=1 \mathrm{~V} / \mathrm{N} \text {, } \\ & \text { three ADCCLK cycles at } 4 \mathrm{MHz} \end{aligned}$ |  | 0.75 |  |  |
| Conversion Time | tconv | 13 ADCCLK cycles at 4MHz |  | 3.25 |  | $\mu \mathrm{s}$ |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Channel Select Plus Conversion Time | $\begin{aligned} & \mathrm{t}_{\mathrm{ACQ}}+ \\ & \text { tCONV } \end{aligned}$ | PGA gain $=16 \mathrm{~V} / \mathrm{V}$, <br> 26.5 ADCCLK cycles at 4 MHz |  | 6.625 |  | $\mu \mathrm{s}$ |
|  |  | $\text { PGA gain = } 1 \mathrm{~V} / \mathrm{N} \text {, }$ <br> 16 ADCCLK cycles at 4 MHz |  | 4 |  |  |
| Turn-On Time | trecov |  |  | 10 |  | $\mu \mathrm{s}$ |
| Aperture Delay |  |  |  | 60 |  | ns |
| Aperture Jitter |  |  |  | 100 |  | psp-p |
| Differential Input Voltage Range |  | At AINO-AIN7, unipolar mode, PGA gain $=1 \mathrm{~V} / \mathrm{V}$ | 0 |  | VREFADC | V |
|  |  | At AINO-AIN7, unipolar mode, PGA gain $=16 \mathrm{~V} / \mathrm{V}$ | 0 |  | 0.125 |  |
|  |  | At AIN0-AIN7, bipolar mode, PGA gain = 1V/N | $\begin{gathered} -V_{\text {REFADC }} \\ / 2 \end{gathered}$ |  | $\begin{gathered} +V_{\text {REFADC }} \\ / 2 \end{gathered}$ |  |
|  |  | At AINO-AIN7, bipolar mode, PGA gain $=16 \mathrm{~V} / \mathrm{V}$ | $\begin{gathered} -V_{\text {REFADC }} \\ 132 \end{gathered}$ |  | $\begin{gathered} +V_{\text {REFADC }} \\ 132 \end{gathered}$ |  |
| Absolute Input Voltage Range |  | At AINO-AIN7 | 0 |  | V ${ }_{\text {AVDD }}$ | V |
| Input Leakage Current |  | At AINO-AIN7 |  | $\pm 0.1$ |  | $\mu \mathrm{A}$ |
| Input-Referred Noise |  | At AINO-AIN7, PGA gain $=16 \mathrm{~V} / \mathrm{V}$ |  | 50 |  | $\mu \mathrm{V}_{\mathrm{RMS}}$ |
|  |  | At AINO-AIN7, PGA gain $=1 \mathrm{~V} / \mathrm{V}$ |  | 400 |  |  |
| Small-Signal Bandwidth (-3dB) |  | $\mathrm{V}_{\text {IN }}=12 \mathrm{mV}$ P-P, PGA gain $=16 \mathrm{~V} / \mathrm{V}$ |  | 33 |  | MHz |
|  |  | $\mathrm{V}_{\text {IN }}=200 \mathrm{mV}$ P-P, PGA gain $=1 \mathrm{~V} / \mathrm{V}$ |  | 23 |  |  |
| Large-Signal Bandwidth (-3dB) |  | $\mathrm{V}_{\text {IN }}=150 \mathrm{mV} \mathrm{V}_{\text {P-P, }} \mathrm{PGA}$ gain $=16 \mathrm{~V} / \mathrm{N}$ |  | 33 |  | MHz |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ P-P, PGA gain $=1 \mathrm{~V} / \mathrm{V}$ |  | 19 |  |  |
| Input Capacitance (Note 8) |  | Single-ended, any AINO-AIN7, PGA gain $=16 \mathrm{~V} / \mathrm{V}$ |  | 16 |  | pF |
|  |  | Single-ended, any AINO-AIN7, PGA gain $=1 \mathrm{~V} / \mathrm{V}$ |  | 13 |  |  |
| Input Common-Mode Rejection Ratio | CMRR | AINO-AIN7, <br> $\mathrm{V}_{\mathrm{CM}}=$ differential input range |  | 75 |  | dB |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to 3.6 V |  | 90 |  | dB |
| EXTERNAL REFERENCE INPUTS |  |  |  |  |  |  |
| REFADC Input Voltage Range |  |  | 1.0 | 3.3 | VAVDD | V |
| REFADC Leakage Current |  | ADC disabled |  | 1 |  | $\mu \mathrm{A}$ |
| Input Capacitance |  | (Note 9) |  | 20 |  | pF |
| +3.3V (AVDD) LINEAR REGULATOR |  |  |  |  |  |  |
| AVDD Output Voltage |  | LRAPD $=0$ | 3.15 | 3.3 | 3.45 | V |
| No-Load Quiescent Current |  | LRAPD $=0$, all internal analog peripherals disabled |  | 10 |  | $\mu \mathrm{A}$ |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Current Capability |  | LRAPD $=0$ | 50 |  |  | mA |
| Output Short-Circuit Current |  | LRAPD $=0$, AVDD shorted to AGND |  | 100 |  | mA |
| Maximum AVDD Bypass Capacitor to AGND |  | LRAPD $=0$ |  | 0.47 |  | $\mu \mathrm{F}$ |
| +2.5V (DVDD) LINEAR REGULATOR |  |  |  |  |  |  |
| DVDD Output Voltage |  | REGEN2 $=$ GNDIO | 2.38 | 2.5 | 2.62 | V |
| No-Load Quiescent Current |  | $\overline{\text { REGEN2 }}=$ GNDIO, all internal digital peripherals disabled |  | 15 |  | $\mu \mathrm{A}$ |
| Output Current Capability |  | REGEN2 $=$ GNDIO | 50 |  |  | mA |
| Output Short-Circuit Current |  | $\overline{\text { REGEN2 }}=$ GNDIO, DV DD shorted to DGND |  | 100 |  | mA |
| Maximum DVDD Bypass Capacitor to DGND |  | $\overline{\text { REGEN2 }}=$ GNDIO |  | 0.47 |  | $\mu \mathrm{F}$ |
| SUPPLY-VOLTAGE SUPERVISORS AND BROWNOUT DETECTION |  |  |  |  |  |  |
| DVDD Reset Threshold |  | Asserts $\overline{R E S E T}$ if $V_{\text {DVDD }}$ is below this threshold | 2.1 |  | 2.25 | V |
| DVDD Interrupt Threshold |  | Generates an interrupt if VDVDD falls below this threshold | 2.25 |  | 2.38 | V |
| Minimum DVDD Interrupt and Reset Threshold Difference |  |  |  | 0.14 |  | V |
| AVDD Interrupt Threshold |  | Generates an interrupt if $V_{\text {AVDD }}$ falls below this threshold | 3.0 |  | 3.15 | V |
| DVDDIO Interrupt Threshold |  | Generates an interrupt if VDVDDIO falls below this threshold | 4.5 |  | 4.75 | V |
| Operational Range |  | DV ${ }_{\text {DD }}$ | 1 |  | 2.75 | V |
|  |  | AVDD | 1 |  | 3.6 |  |
|  |  | DVVDIO | 1 |  | 5.25 |  |
| Supervisor Hysteresis |  |  |  | $\pm 0.7$ |  | \% |
| CAN INTERFACE |  |  |  |  |  |  |
| CAN Baud Rate |  | fCANCLK $=8 \mathrm{MHz}$ |  |  | 1 | Mbps |
| CANCLK Mean Frequency Error |  | 8 MHz or 16 MHz , 50ppm external crystal |  | 60 |  | ppm |
| CANCLK Total Frequency Error |  | 8 MHz or 16 MHz , 50ppm external crystal; measured over a 12 ms interval; mean plus peak cycle jitter |  | < 0.5 |  | \% |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH-FREQUENCY CRYSTAL OSCILLATOR |  |  |  |  |  |  |
| Clock Frequency |  | Using external crystal |  | 8 or 16 | 16 | MHz |
|  |  | External input (Note 10) | 0.166 |  | 16.67 |  |
| Stability |  | Excluding crystal drift |  | 25 |  | ppm |
| Startup Time |  | fsysclk cycles |  | 65,535 |  | Cycles |
| XIN Input Low Voltage |  | Driven with external clock source |  |  | $\begin{gathered} 0.3 x \\ V_{\text {DVDD }} \end{gathered}$ | V |
| XIN Input High Voltage |  | Driven with external clock source | $0.7 \times$ <br> VDVDD |  |  | V |
| INTERNAL FIXED-FREQUENCY OSCILLATOR |  |  |  |  |  |  |
| Frequency | fiFFCLK | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 13.8 | 15 | 16.35 | MHz |
| Tolerance |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 0.4$ |  | \% |
| Temperature Drift |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 5 |  | \% |
| Power-Supply Rejection |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{DV} \mathrm{DD}=2.25 \mathrm{~V}$ to 2.75 V |  | $\pm 1.5$ |  | \% |
| RESET (RESET) |  |  |  |  |  |  |
| $\overline{\text { RESET Internal Pullup }}$ Resistance |  | Pulled up to DVDDIO |  | 55 |  | k $\Omega$ |
| RESET Output Low Voltage |  | $\overline{\text { RESET }}$ asserted, no external load |  |  | 0.4 | V |
| $\overline{\text { RESET Output High Voltage }}$ |  | $\overline{\text { RESET }}$ deasserted, no external load | $\begin{gathered} 0.9 \times \\ \text { VDVDDIO } \end{gathered}$ |  |  | V |
| $\overline{\text { RESET }}$ Input Low Voltage |  | Driven with external clock source |  |  | $\begin{gathered} 0.3 \times \\ V_{\text {DVDD }} \end{gathered}$ | V |
| $\overline{\text { RESET }}$ Input High Voltage |  | Driven with external clock source | $\begin{gathered} 0.7 \times \\ \text { VDVDDIO } \end{gathered}$ |  |  | V |
| DIGITAL INPUTS (PO._, CANRXD, MISO, MOSI, $\overline{\text { SS }}$, SCLK, TCK, TDI, TMS) |  |  |  |  |  |  |
| Input Low Voltage |  |  |  |  | 0.8 | V |
| Input High Voltage |  |  | 2.1 |  |  | V |
| Input Hysteresis |  |  |  | 500 |  | mV |
| Input Leakage Current |  | $\mathrm{V}_{\mathrm{IN}}=$ GNDIO or $\mathrm{V}_{\text {DVDDIO }}$, pullup disabled | -10 | $\pm 0.01$ | +10 | $\mu \mathrm{A}$ |
| Input Pullup Resistance |  |  |  | 55 |  | k $\Omega$ |
| Input Pulldown Resistance |  |  |  | 55 |  | $\mathrm{k} \Omega$ |
| Input Capacitance |  |  |  | 15 |  | pF |
| DIGITAL OUTPUTS (PO._, CANTXD, MOSI, SCLK, $\overline{\mathbf{S S}}$, TDO) |  |  |  |  |  |  |
| Output Low Voltage |  | $\mathrm{ISINK}=0.5 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Voltage |  | ISOURCE $=0.5 \mathrm{~mA}$ | $\begin{aligned} & \text { VDVDDIO } \\ & -0.5 \end{aligned}$ |  |  | V |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance |  | I/O pins three-state |  | 15 |  | pF |
| Maximum Output Impedance |  | PDO._ = 0 |  | 880 |  | $\Omega$ |
|  |  | PDO._ = 1 |  | 450 |  |  |
| SYSTEM CLOCK |  |  |  |  |  |  |
| System Clock Frequency | fsysclk | From any clock source | 0 |  | 16.67 | MHz |
| SPI INTERFACE TIMING |  |  |  |  |  |  |
| SPI Master Operating Frequency | ${ }_{\text {f MCLK }}$ | $0.5 \times$ fsYSCLK |  |  | 8 | MHz |
| SPI Slave Mode Operating Frequency | fsclk |  |  |  | fsysclk/8 | MHz |
| SCLK Output Pulse-Width High/Low | $\mathrm{t}_{\mathrm{MCH}}$, <br> tMCL |  | $\begin{gathered} \text { tSYSCLK } \\ -25 \end{gathered}$ |  |  | ns |
| SCLK Input Pulse-Width High/Low | tSCH, tSCL |  |  | tSYSCLK |  | ns |
| MOSI Output Hold Time After SCLK Sample Edge | $\mathrm{tmOH}^{\text {¢ }}$ |  | $\begin{gathered} \text { tSYSCLK } \\ -25 \end{gathered}$ |  |  | ns |
| MOSI Output Setup Time to SCLK Sample Edge | tmos |  | $\begin{gathered} \text { tSYSCLK } \\ -25 \end{gathered}$ |  |  | ns |
| MISO Input Setup Time to SCLK Sample Edge | tmis |  | 30 |  |  | ns |
| MISO Input Hold Time After SCLK Sample Edge | ${ }_{\text {tMIH }}$ |  | 0 |  |  | ns |
| SCLK Inactive to MOSI Inactive | tMLH |  | $\begin{gathered} \text { tSYSCLK } \\ -25 \end{gathered}$ |  |  | ns |
| MOSI Input Setup Time to SCLK Sample Edge | tSIS |  | 30 |  |  | ns |
| MOSI Input Hold Time After SCLK Sample Edge | tSIH |  | $\begin{gathered} \text { tSYSCLK } \\ +25 \end{gathered}$ |  |  | ns |
| MISO Output Valid After SCLK Shift Edge Transition | tsov |  |  |  | $\begin{aligned} & 3 \text { tSYSCLK } \\ & +25 \end{aligned}$ | ns |
| MISO Output Disabled After $\overline{\mathrm{SS}}$ Edge Rise | tSLH |  |  |  | $\begin{aligned} & 2 \text { tSYSCLK } \\ & +50 \end{aligned}$ | ns |
| $\overline{\text { SS }}$ Falling Edge to MISO Active | tSOE |  | $\begin{aligned} & 2 \text { tSYSCLK } \\ & +2.5 \end{aligned}$ |  |  | ns |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {DVDDIO }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFADC }}=+3.3 \mathrm{~V}\right.$, system clock $=16 \mathrm{MHz} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN $\quad$ TYP | MAX |
| :--- | :---: | :---: | :---: | :---: |
| $\overline{S S}$ Falling Edge to First SCLK <br> Sample Edge | tSSE |  | 2 tSYSCLK <br> +5 | ns |
| SCLK Inactive to $\overline{\mathrm{SS}}$ Rising <br> Edge | tSD |  | tSYSCLK <br> +10 | ns |
| Minimum $\overline{\mathrm{CS}}$ Pulse Width | tSCW |  | tSYSCLK <br> +10 | ns |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. Temperature limits to $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ are guaranteed by design.
Note 2: All analog functions disabled and all digital inputs connected to supply or ground.
Note 3: High-speed/8 mode without CAN; VDVDD $=+2.5 \mathrm{~V}, \mathrm{CPU}$ and 16 -bit timer running at 2 MHz from an external, 16 MHz crystal oscillator; all other peripherals disabled; all digital I/Os static at VDVDDIO or GNDIO; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$.
Note 4: High-speed/1 mode with CAN; VDVDD $=+2.5 \mathrm{~V}, \mathrm{CPU}$ and 16 -bit timer running at 16 MHz from an external, 16 MHz crystal oscillator; CAN enabled and communicating at 500kbps; all other peripherals disabled, all digital I/Os (except CANTXD and CANRXD) static at $V_{\text {DVDDIO }}$ or GNDIO, $\mathrm{T}_{A}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}$.
Note 5: Low speed, PMM1 mode without CAN; VDVDD $=+2.5 \mathrm{~V}, \mathrm{CPU}$ and one timer running from an external, 16 MHz crystal oscillator in PMM1 mode; all other peripherals disabled; all digital I/Os static at $\mathrm{V}_{\text {DVDDIO }}$ or GNDIO, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX }}$.
Note 6: CAN transmitting at 500 kbps ; 16 -bit timer output switching at 500 kHz ; all active I/Os are loaded with a 20 pF capacitor; all remaining digital $\mathrm{I} / \mathrm{Os}$ are static at $\mathrm{V}_{\text {DVDDIO }}$ or GNDIO, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$.
Note 7: Guaranteed by design and characterization.
Note 8: This is not a static capacitance. It is the capacitance presented to the analog input when the T/H amplifier is in sample mode.
Note 9: The switched capacitor on the REFADC input can disturb the reference voltage. To reduce this disturbance, place a $0.1 \mu \mathrm{~F}$ capacitor from REFADC to AGND as close as possible to REFADC.
Note 10: The digital design is fully static. However, the lower clock limit is set by a clock detect circuit. The MAXQ7670 switches to the internal RC clock if the external input goes below 166 kHz . This clock detect circuit also acts to detect a crystal failure when a crystal is used.

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 



Figure 1. SPI Timing Diagram in Master Mode


Figure 2. SPI Timing Diagram in Slave Mode

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

$\left(V_{D V D D I O}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=2.5 \mathrm{~V}, \mathrm{fSYSCLK}=16 \mathrm{MHz}, \mathrm{ADC}\right.$ resolution $=10$ bits, $\mathrm{V}_{\text {REFDAC }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


ADC DNL vs. CODE
(REFADC = +3.3V, 150.9ksps,
PGA GAIN = 16V/V)


DVDD, $\overline{\text { RESET P POWER-UP }}$ CHARACTERISTICS


GPO._ OUTPUT LOW VOLTAGE
vs. SINK CURRENT


ADC OFFSET ERROR vs. TEMPERATURE


DVDD, $\overline{\text { RESET POWER-DOWN }}$ CHARACTERISTICS


ADC INL vs. CODE
(REF ADC $=+3.3 \mathrm{~V}, 150.9 \mathrm{ksps}$, PGA GAIN $=16 \mathrm{~V} / \mathrm{V}$ )


ADC GAIN ERROR vs. TEMPERATURE


MAXIMUM DVDD TRANSIENT DURATION vs. BOI THRESHOLD OVERDRIVE


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

## Typical Operating Characteristics (continued)

$\left(V_{\text {DVDDIO }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=2.5 \mathrm{~V}, \mathrm{fSYSCLK}=16 \mathrm{MHz}, \mathrm{ADC}\right.$ resolution $=10$ bits, $\mathrm{V}_{\text {REFDAC }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

## Typical Operating Characteristics (continued)

$\left(V_{\text {DVDDIO }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=2.5 \mathrm{~V}\right.$, fSYSCLK $=16 \mathrm{MHz}, \mathrm{ADC}$ resolution $=10$ bits, $\mathrm{V}_{\text {REFDAC }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Typical Operating Characteristics (continued)
$\left(V_{\text {DVDDIO }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {AVDD }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=2.5 \mathrm{~V}\right.$, fSYSCLK $=16 \mathrm{MHz}, \mathrm{ADC}$ resolution $=10$ bits, $\mathrm{V}_{\text {REFDAC }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Microcontroller with 10-Bit ADC, <br> PGA, 64KB Flash, and CAN Interface 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | AIN7 | Analog Input Channel 7. AIN7 is multiplexed to the PGA or ADC as single-ended analog input 7 or as a differential input with AIN6. As a differential input, the polarity of AIN7 is negative. |
| 2 | AIN6 | Analog Input Channel 6. AIN6 is multiplexed to the PGA or ADC as a single-ended analog input 6 or as a differential input with AIN7. As a differential input, the polarity of AIN6 is positive. |
| 3 | AIN5 | Analog Input Channel 5. AIN5 is multiplexed to the PGA or ADC as single-ended analog input 5 or as a differential input with AIN4. As a differential input, the polarity of AIN5 is negative. |
| 4 | AIN4 | Analog Input Channel 4. AIN4 is multiplexed to the PGA or ADC as single-ended analog input 4 or as a differential input with AIN5. As a differential input, the polarity of AIN4 is positive. |
| 5 | REFADC | ADC External Reference Input. Connect an external reference between 1V and VAVDD. |
| 6 | AGND | Analog Ground |
| 7 | AIN3 | Analog Input Channel 3. AIN3 is multiplexed to the PGA or ADC as single-ended analog input 3 or as a differential input with AIN2. As a differential input, the polarity of AIN3 is negative. |
| 8 | AIN2 | Analog Input Channel 2. AIN2 is multiplexed to the PGA or ADC as single-ended analog input 2 or as a differential input with AIN3. As a differential input, the polarity of AIN2 is positive. |
| 9 | AIN1 | Analog Input Channel 1. AIN1 is multiplexed to the PGA or ADC as single-ended analog input 1 or as a differential input with AINO. As a differential input, the polarity of AIN1 is negative. |
| 10 | AINO | Analog Input Channel O. AINO is multiplexed to the PGA or ADC as single-ended analog input 0 or as a differential input with AIN1. As a differential input, the polarity of AINO is positive. |
| 11 | I.C. | Internally Connected. Connect to GNDIO for proper operation. |
| 12 | P0.0 | Port 0 Bit $0 . \mathrm{P} 0.0$ is a general-purpose digital I/O with interrupt/wake-up capability. |
| 13 | P0.1 | Port 0 Bit 1. P0.1 is a general-purpose digital I/O with interrupt/wake-up capability. |
| 14 | P0.2 | Port 0 Bit 2. P0.2 is a general-purpose digital I/O with interrupt/wake-up capability. |
| 15, 22, 38 | GNDIO | Digital I/O Ground and Regulator Ground |
| 16 | CANRXD | CAN Bus Receiver Input. CAN receiver input. |
| 17 | CANTXD | CAN Bus Transmitter Output. CAN transmitter output. |
| 18 | $\overline{\mathrm{SS}}$ | Active-Low, SPI Port Slave Select Input. In SPI slave mode, this is the slave select input. In SPI master mode, this is an input and connection is optional (connect if mode fault enable is required, refer to the MAXQ7670 User's Guide for a description of the SPICN register). In master mode, use an available GPIO as a slave selector and pull $\overline{\mathrm{SS}}$ high to DVDDIO through a pullup resistor. |
| 19 | P0.6/T0 | Port 0 Bit 6/Timer 0 I/O. P0. 6 is a general-purpose digital I/O with interrupt/wake-up input capability. T0 is a primary timer/PWM input or output. The alternative function, T0, is selected using the T2CNAO register. When this function is selected, it overrides the GPIO functionality. |
| 20 | P0.7/TOB | Port 0 Bit 7/Timer 0 Output. P0.7 is a general-purpose digital I/O with interrupt/wake-up input capability. TOB is a secondary timer/PWM output. The alternative function, TOB, is selected using the T2CNBO register. When this function is selected, it overrides the GPIO functionality. |
| 21,39 | DVDDIO | Digital I/O Supply Voltage and Regulator Supply Input. DVDDIO supplies all digital I/O except for XIN and XOUT, and supplies power to the two internal linear regulators, AVDD and DVDD. Bypass DVDDIO to GNDIO with a $0.1 \mu \mathrm{~F}$ capacitor as close as possible to the device. |

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 23 | SCLK | SPI Serial Clock. SCLK is the SPI interface serial clock I/O. In SPI master mode, SCLK is an output. While in SPI slave mode, SCLK is an input. |
| 24 | MOSI | SPI Serial Data I/O. MOSI is the SPI interface serial data output in master mode or serial data input in slave mode. |
| 25 | MISO | SPI Serial Data I/O. MISO is the SPI interface serial data input in master mode or serial data output in slave mode. |
| 26 | $\overline{\text { REGEN2 }}$ | Active-Low +2.5 V Linear Regulator Enable Input. Connect $\overline{\text { REGEN2 }}$ to GNDIO to enable the +2.5 V linear regulator. Connect to DVDDIO to disable the +2.5 V linear regulator. |
| 27 | TDO | JTAG Serial Test Data Output. TDO is the JTAG serial test, data output. |
| 28 | TMS | JTAG Test Mode Select. TMS is the JTAG test mode, select input. |
| 29 | TDI | JTAG Serial Test Data Input. TDI is the JTAG serial test, data input. |
| 30 | TCK | JTAG Serial Test Clock Input. TCK is the JTAG serial test, clock input. |
| 31 | $\begin{gathered} \text { PO.4/ } \\ \text { ADCCNV } \end{gathered}$ | Port 0 Bit 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O with interrupt/wake-up capability. ADCCNV is a firmware-configurable, rising or falling edge, start/convert signal used to trigger ADC conversions. The alternative function, ADCCNV, is selected using the register bits ACNT[2:0]. When using ADCCNV as a trigger for ADC conversion, set PO.4/ADCCNV as an input using the PDO register. This action prevents any unintentional interference in the SARADC operation. |
| 32 | P0.5 | Port 0 Bit $5 . \mathrm{P} 0.5$ is a general-purpose digital I/O with interrupt/wake-up capability. |
| 33 | RESET | Reset Input/Output. Active-low input/output with internal $55 \mathrm{k} \Omega$ pullup to DVDDIO. Drive low to reset the MAXQ7670. The MAXQ20 $\mu \mathrm{C}$ core holds $\overline{\text { RESET }}$ low during POR and during DVDD brownout conditions. |
| 34 | DGND | Digital Ground |
| 35 | XOUT | High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation, or leave unconnected if XIN is driven with an external clock source. Leave unconnected if an external clock source is not used. |
| 36 | XIN | High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. Leave unconnected if an external clock source is not used. |
| 37 | DVDD | Digital Supply Voltage. DVDD supplies internal digital core and flash memory. DVDD is directly connected to the output of the internal +2.5 V linear regulator. Disable the internal regulator (through $\overline{\text { REGEN2) }}$ ) to connect an external supply. Bypass DVDD to DGND with a $0.1 \mu$ F capacitor as close as possible to the device. |
| 40 | AVDD | Analog Supply Voltage. AVDD supplies PGA and ADC. AVDD is directly connected to the output of the internal +3.3 V linear regulator. Disable the internal regulator (via software) to connect an external supply. Bypass AVDD to AGND with a $0.1 \mu \mathrm{~F}$ capacitor as close as possible to the device. |
| - | EP | Exposed Pad. Connect EP to the ground plane. |

Microcontroller with 10-Bit ADC,
PGA, 64KB Flash, and CAN Interface

Block Diagram


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

## Detailed Description

The MAXQ7670 incorporates a 16-bit RISC arithmetic logic unit (ALU) with a Harvard memory architecture that addresses 64KB (32K x 16) of flash and 2048 bytes (1024 x 16) of RAM memory. This core combined with digital and analog peripherals provide versatile data-acquisition functions. The peripherals include up to seven digital I/Os, a 4-wire SPI interface, a CAN 2.0B bus, a JTAG interface, a timer, an integrated RC oscillator, two linear regulators, a watchdog timer, three power-supply supervisors, a 10-bit 250ksps SAR ADC with programmable-gain amplifier (PGA) and eight sin-gle-ended or four differential multiplexed inputs. The
power-efficient MAXQ20 $\mu \mathrm{C}$ core consumes less than $1 \mathrm{~mA} / \mathrm{MIPS}$. Refer to the MAXQ7670 User's Guide for more detailed information on configuring and programming the MAXQ7670.

Analog Input Peripheral
The integrated 10-bit ADC employs an ultra-low-power SAR-based conversion method and operates up to $250 k s p s$ with $P G A=1 \mathrm{~V} / \mathrm{V}(150.9 \mathrm{ksps}$ with $\mathrm{PGA}=$ $16 \mathrm{~V} / \mathrm{V}$ ). The integrated 8-channel multiplexer (mux) and PGA allow the ADC to measure eight single-ended (relative to AGND) or four fully differential analog inputs with software-selectable input ranges through the PGA. See Figures 3 and 4.


Figure 3. Simplified Analog Input Diagram (Eight Single-Ended Inputs)

## Microcontroller with 10-Bit ADC,

 PGA, 64KB Flash, and CAN Interface

Figure 4. Simplified Analog Input Diagram (Four Fully Differential Inputs)

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

The MAXQ7670 ADC uses a fully differential SAR conversion technique and an integrated $\mathrm{T} / \mathrm{H}$ (track and hold) block to convert voltage signals into a 10-bit digital result. Both single-ended and differential configurations are implemented using an analog input channel multiplexer that supports 8 single-ended or 4 differential channels.
In single-ended mode, the mux selects from either of the ground-referenced analog inputs AINO-AIN7. In differential input configuration, analog inputs are selected from the following pairs: AINO/AIN1, AIN2/AIN3, AIN4/AIN5, and AIN6/AIN7. Table 1 shows the singleended and differential input configurations possible for the ADC mux.

## Analog Input Track and Hold

A SAR conversion in the MAXQ7670 has different T/H cycles depending on whether a gain of 1 (bypass) or a gain of 16 (PGA enabled) is selected.

Gain $=1 \mathrm{~V} / \mathrm{V}$
In gain $=1 \mathrm{~V} / \mathrm{V}$, the conversion has a two-stage $\mathrm{T} / \mathrm{H}$ cycle. In track mode, a positive input capacitor connects to the signal channel. A negative input capacitor connects to the reference channel. After the T/H enters hold mode, the difference between the signal and the reference channel is converted to a 10-bit value. This two-stage cycle takes 16 SARCLKs to complete.

Gain = 16V/V
In gain $=16 \mathrm{~V} / \mathrm{V}$, the conversion has a three-stage $\mathrm{T} / \mathrm{H}$ cycle: amplification, ADC track, and ADC hold. First, the PGA tracks the selected input and reference signals. The PGA amplifies the difference between the two signals and holds the result for the next stage, ADC track. The ADC tracks and converts the PGA result into a 10-bit value. The SAR operation itself does not change irrespective of the chosen gain. This threestage cycle takes 26.5 SARCLKs to complete. Figure 5 shows the conversion timing differences between gain $=1 \mathrm{~V} / \mathrm{V}$ and gain $=16 \mathrm{~V} / \mathrm{V}$.

## Table 1. ADC Mux Input Configurations

| SAR CHANNEL <br> SELECT <br> (REGISTER <br> ACNT[14:11]) | SIGNAL CHANNEL <br> INTO ADC | REFERENCE <br> CHANNEL INTO <br> ADC |  |
| :---: | :---: | :---: | :--- |
| 0000 | AIN0 | AGND | MEASUREMENT TYPE |
| 0001 | AIN1 | AGND | Single-ended measurement on AIN0 |
| 0010 | AIN2 | AGND | Single-ended measurement on AIN2 |
| 0011 | AIN3 | AGND | Single-ended measurement on AIN3 |
| 0100 | AIN4 | AGND | Single-ended measurement on AIN4 |
| 0101 | AIN5 | AGND | Single-ended measurement on AIN5 |
| 0110 | AIN6 | AGND | Single-ended measurement on AIN6 |
| 0111 | AIN7 | AGND | Single-ended measurement on AIN7 |
| 1000 | - | - | Reserved |
| 1001 | - | - | Reserved |
| 1010 | AIN0 | AIN1 | AINO/AIN1 |
| 1011 | AIN2 | AIN3 | AIN2/AIN3 |
| 1100 | AIN4 | AIN5 | AIN4/AIN5 |
| 1101 | AIN6 | AIN7 | AIN6/AIN7 |
| 1110 | - | - | Reserved |
| 1111 | - | - | VCIM differential zero offset trim |

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 



Figure 5. Conversion Timing Differences Between Gain $=1 \mathrm{~V} / \mathrm{V}$ and Gain $=16 \mathrm{~V} / \mathrm{V}$

## Input Impedance

The input-capacitance charging rate determines the time required for the $T / H$ to acquire an input signal. The required acquisition time lengthens with the increase of the input signals source resistance. Any source below $5 \mathrm{k} \Omega$ does not significantly affect the ADC's performance. A high-impedance source can be accommodated by placing a $1 \mu \mathrm{~F}$ capacitor between the input channel and AGND. The combination of analog-input source impedance and the capacitance at the analog input creates an RC filter that limits the analog-input bandwidth.

## Controlling ADC Conversions

Use the following methods to control the ADC conversion timing:

1) Software register bit control
2) Continuous conversion
3) Internal timer (TO)
4) External input through ADCCNV

Refer to the MAXQ7670 User's Guide for more detailed information on the ADC and mux.

POR and Brownout
The MAXQ7670 operates from a single, external +5 V supply connected to the DVDDIO. DVDDIO is the supply rail for the digital I/O and the supply input for both integrated linear regulators. The +3.3 V linear regulator powers AVDD, while the +2.5 V linear regulator powers DVDD. Alternatively, connect REGEN2 to DVDDIO and apply external power supplies to AVDD and DVDD.
Power supplies DVDDIO, DVDD, and AVDD each include a brownout monitor that alerts the $\mu \mathrm{C}$ through an interrupt when the corresponding supply voltages drop below a defined threshold. This condition is generally referred to as brownout interrupt (BOI). Enable BOI by setting the VABE, VDBE, and VIBE bits in the

APE register. By continually checking for low supply voltages, appropriate action can be taken for brownout conditions.

## Startup Using Internal Regulators

Once the +5 V DVDDIO supply reaches approximately 1.25 V , the +2.5 V linear regulator turns on and DVDD begins ramping. Between the DVDD levels of 1 V and the reset threshold, the DVDD monitor holds $\overline{\text { RESET }}$ low. DVDD releases $\overline{\text { RESET }}$ after reaching the reset threshold. The MAXQ7670 jumps to the reset vector location (8000h in the utility ROM). During this time, DVDD finishes ramping to its nominal voltage of +2.5 V .
During this POR time, the software-enabled +3.3 V linear regulator remains off. Turn on the +3.3 V linear regulator after the MAXQ7670 has completed its bootup routines and is running application code. To turn on the +3.3 V regulator, set the LRAPD bit in the APE register to 0 . The AVDD supply begins ramping to its nominal voltage of +3.3 V .

## Brownout Detectors

The MAXQ7670 features brownout monitors for the +5 V DVDDIO, +3.3V AVDD, and +2.5V DVDD power supplies. When enabled, these monitors generate interrupts when DVDDIO, AVDD, or DVDD fall below their respective brownout thresholds. Monitoring the supply rails alerts the $\mu \mathrm{C}$ to brownout conditions so appropriate action can be taken. Under normal conditions the DVDDIO brownout monitor signals a falling +5 V supply before the DVDD or AVDD brownout monitors indicate that the +2.5 V or +3.3 V are falling. The exceptions to this condition are:

- If either DVDD or AVDD are externally powered and the source of power is removed
- If there is some type of device failure that pulls the regulator outputs low without affecting the +5 V DVDDIO supply


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

The DVDD reset supervisor resets the MAXQ7670 when the +2.5V DVDD falls below the reset threshold. The processor remains in reset until DVDD returns above the reset threshold. The $\mu \mathrm{C}$ does not execute commands in reset mode. See Figure 6 for the $\mu \mathrm{C}$ response to DVDD brownout and reset.

Refer to the MAXQ7670 User's Guide for detailed programming information, and a more thorough description of POR and brownout behavior.

Internal 3.3V Linear Regulator
The integrated 3.3 V 50 mA linear regulator or an external 3.3 V supply powers AVDD. The integrated 3.3 V regulator is inactive upon power-up. Enable the integrated regulator with software programming after power-up. When using an external supply, connect a regulated 3.3 V supply to AVDD after applying DVDDIO.

## Internal 2.5V Linear Regulator

The integrated 2.5 V 50 mA linear regulator or an external 2.5 V supply applied at DVDD powers DVDD. Connect REGEN2 to GNDIO to enable the integrated regulator. Connect $\overline{\text { REGEN2 }}$ to DVDDIO to use an external supply. When using an external supply, connect a regulated 2.5 V supply to DVDD after applying DVDDIO.

DVDDIO Current Requirements
Both internal linear regulators are capable of supplying up to 50 mA each. When using the regulators to power AVDD and DVDD and to provide power to external devices, make sure DVDDIO's power input can source a current greater than the sum of the MAXQ7670 supply current and the load currents of the two regulators.


Figure 6. DVDD Brownout and Reset Behavior

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 


#### Abstract

System Clock Generator The MAXQ7670 oscillator module provides the master clock generator that supplies the system clock for the $\mu \mathrm{C}$ core and all of the peripheral modules. The high-frequency oscillator operates with an 8 MHz or 16 MHz crystal. Alternatively, use the integrated RC oscillator in applications that do not require precise timing. The MAXQ7670 executes most instructions in a single SYSCLK period. The oscillator module contains all of the primary clock generation circuitry. Figure 7 shows a block diagram of the system clock module. The MAXQ7670 contains the following features for generating its master clock signal timing source: - Internal, fast-starting, 15 MHz RC oscillator eliminates external crystal - Internal high-frequency oscillator that can drive an external 8 MHz or 16 MHz crystal - External high-frequency 0.166 MHz to 16 MHz clock input - Power-up timer - Power-saving management modes - Fail-safe modes


Watchdog Timer The primary function of the watchdog timer is to supervise software execution, watching for stalled or stuck software. The watchdog timer performs a controlled system restart when the $\mu \mathrm{C}$ fails to write to the watchdog timer register before a selectable timeout interval expires. A watchdog timer typically has four objectives:

1) To detect if a system is operating normally
2) To detect an infinite loop in any of the tasks
3) To detect an arbitration deadlock involving two or more tasks
4) To detect if some lower priority tasks are not getting to run because of higher priority tasks
As illustrated in Figure 8, the internal RC oscillator (CLK_RC) drives the watchdog timer through a series of dividers. The programmable divider output determines the timeout interval. When enabled, the interrupt flag WDIF sets. A system reset occurs after a time delay (based on the divider ratio) unless an interrupt service routine clears the watchdog interrupt.
The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. The interrupt timeout has a default divide ratio of $2^{12}$ of the CLK_RC, with the watchdog reset set to timeout $2^{9}$ clock cycles later. With the nominal RC oscillator value of 15 MHz , an interrupt timeout occurs every 0.273 ms , followed by a watchdog reset $34 \mu$ s later. The watchdog timer resets to the default divide ratio following any reset event. Use the WDO and WD1 bits in the WDCN register to increase the watchdog interrupt period. Changing the WD[1:0] bits before a watchdog interrupt timeout occurs (i.e. before the watchdog reset counter begins) resets the watchdog timer count. The watchdog reset timeout occurs 512 RC oscillator cycles after the watchdog interrupt timeout. For more information on the MAXQ7670 watchdog timer, refer to the MAXQ7670 User's Guide.


Figure 8. Watchdog Functional Diagram

Figure 7. High-Frequency and RC Oscillator Functional Diagram


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 


#### Abstract

Timer and PWM The MAXQ7670 includes a 16-bit timer channel. The timer offers two ports, T0 and TOB, to facilitate PWM outputs, and capture timing events. The autoreload 16bit timer/counter offers the following functions: - 8-/16-bit timer/counter - Up/down autoreload - Counter function of external pulse - Capture - Compare - PWM output - Event timer - System supervisor

Refer to the MAXQ7670 User's Guide and Application Note 3205: Using Timers in the MAXQ Family of Microcontrollers for more information about the timer module.


## CAN Interface Bus

The MAXQ7670 incorporates a fully compliant CAN 2.0B controller.

Two groups of registers provide the $\mu \mathrm{C}$ interface to the CAN controller. To simplify the software associated with the operation of the CAN controllers, most of the global CAN status and controls as well as the individual message center control/status registers are located in the peripheral register map. The remaining registers associated with the data identification, identification masks, format, and data are located in a dual port memory to allow the CAN controller and the processor access to the required functions. The CAN controller can directly access the dual port memory. The processor accesses the dual port memory through a dedicated interface that consists of the CAN 0 data pointer (CODP) and the CAN 0 data buffer (CODB) special function registers. See Figure 9 for CAN controller details.

## CAN Functional Description

The CAN module stores up to 15 messages. Each message consists of an acceptance identifier and 8 bytes of data. The MAXQ7670 supports both the standard 11bit and extended 29-bit identification modes.

Configure each of the first 14 message centers either to transmit or receive. Message center 15 is a receiveonly center, storing any message that centers 1-14 do not accept.
A message center only accepts an incoming message if the following conditions are satisfied:

- The incoming message's arbitration value matches the message center's acceptance identifier
- The first 2 data bytes of the incoming message match the bytes in the media arbitration registers (COMAO and COMA1)
Use the global mask registers to mask out bits in the incoming message that do not require a comparison.
A message center, configured to transmit, meets these conditions: $\mathrm{T} / \mathrm{R}=1, \mathrm{TIH}=0, \mathrm{DTUP}=1, \mathrm{MSRDY}=1$, and $\mathrm{MTRQ}=1$. The message center transmits its contents when it receives an incoming request message containing the same identifier (i.e., a remote frame).
Global control and status registers in the CAN unit enable the $\mu \mathrm{C}$ to evaluate error messages, validate and locate new data, establish the bus timing for the CAN bus, establish the identification mask bits, and verify the source of individual messages. In addition, each message center is individually equipped with the necessary status and controls to establish directions, interrupt generation, identification mode (standard or extended), data field size, data status, automatic remote frame request and acknowledgment, and masked or nonmasked identification acceptance testing.

JTAG Interface Bus The joint test action group (JTAG) IEEE ${ }^{\circledR} 1149.1$ standard defines a unique method for in-circuit testing and programming. The MAXQ7670 conforms to this standard, implementing an external test access port (TAP) and internal TAP controller for communication with a JTAG bus master, such as an automatic test equipment (ATE). For detailed information on the TAP and TAP controller, refer to IEEE Standard 1149.1 on the IEEE website at www.standards.ieee.org. The JTAG on the MAXQ7670 does not support boundary scan test capability.

## Microcontroller with 10-Bit ADC, <br> PGA, 64KB Flash, and CAN Interface


Figure 9. CAN O Controller Block Diagram

The TAP controller communicates synchronously with the host system (bus master) through four digital I/Os: test mode select (TMS), test clock (TCK), test data input (TDI), and test data output (TDO). The internal TAP module consists of several shift registers and a TAP controller (see Figure 11). The shift registers serve as transmit-and-receive data buffers for a debugger.

## 4-Wire SPI Bus

The MAXQ7670 includes a powerful hardware SPI module, providing serial communication with a wide variety of external devices. The SPI port on the MAXQ7670 is a fully independent module that is accessed through software. This full 4-wire, full-duplex serial bus module supports master and slave modes. The SPI clock

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

frequency is limited to SYSCLK/2 in master mode and SYSCLK/8 in slave mode. Figure 10 shows the functional diagram of the SPI port. Figures 1 and 2 illustrate the timing parameters listed in the Electrical Characteristics table.

General-Purpose Digital I/Os
The MAXQ7670 provides seven general-purpose digital I/Os (GPIOs). Some of the GPIOs include an additional special function (SF), such as a timer input/output. For example, the state of P0.6/TO is programmable to depend on timer channel 0 logic. When used as a port, each I/O is configurable for high-impedance, weak pullup to DVDDIO or pulldown to GNDIO. At power-up,
each GPIO is configured as an input with a pullup to DVDDIO. In addition, each GPIO can be programmed to cause an interrupt (on falling or rising edges). In stop mode, use any interrupt to wake-up the device.
The port direction (PD) register determines the input/output direction of each I/O. The port output (PO) register contains the current state of the logic output buffers. When an I/O is configured as an output, writing to the PO register controls the output logic state. Reading the PO register shows the current state of the output buffers, independent of the data direction. The port input (PI) register is a read-only register that always reflects the logic state of the I/Os.


Figure 10. SPI Functional Diagram

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

The drive capability of the I/O, when configured for output, depends on the value in the PSO (pad drive strength) register and can be set for either 1 mA or 2 mA . When an I/O is configured as an input, writing to the PO register enables/disables the pullup/pulldown resistor. The value in the PRO (pad resistive pull direction) register sets the enabled resistor at the I/O as either a pullup to DVDDIO or pulldown to GNDIO.
Refer to the MAXQ7670 User's Guide for more detailed information.

Port Characteristics
The MAXQ7670 includes a bidirectional 7-bit I/O port (PO) whose features include:

- Schmitt trigger input circuitry with software-selectable high-impedance or weak pullup to DVDDIO or pulldown to GNDIO
- Software-selectable push-pull CMOS output drivers capable of sinking and sourcing 0.5 mA
- Falling or rising edge interrupt capability
- P0.4, P0.6, and P0.7 I/Os contain an additional special function, such as a logic input/output for a timer channel
- Selectable pad drive strength and resistive pull direction

Refer to the MAXQ7670 User's Guide for more details.
Figure 11 illustrates the functional blocks of an I/O.


Figure 11. Digital I/O Circuitry

## MAXQ20 Core Architecture

The MAXQ7670's core is a member of the low-cost, high-performance, CMOS, fully static, 16-bit MAXQ20 core $\mu \mathrm{Cs}$. The MAXQ7670 is structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations complete in one cycle without pipelining because the instruction contains both the op code and data. The result is a streamlined 1 million instructions-per-second-per-megahertz (MIPS/MHz) $\mu \mathrm{C}$.
The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. The internal data pointers manipulate data quickly and efficiently. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention and increasing application speed.

## Instruction Set

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The highly orthogonal instruction set allows arithmetic and logical operations to use any register along with the accumulator. Special-function registers (also called peripheral registers) control the peripherals and are subdivided into register modules. The modular family architecture allows new devices and modules to reuse code developed for existing products. The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher-level op codes defined by the assembler, such as ADDC, OR, JUMP, etc.

## Memory Organization

The MAXQ7670 incorporates the following memory areas (see Figure 12):

- $8 \mathrm{~KB}(4 \mathrm{~K} \times 16)$ utility ROM
- $64 \mathrm{~KB}(32 \mathrm{~K} \times 16)$ of flash memory for program storage
- 2048 bytes ( $1024 \times 16$ ) of SRAM for storage of temporary variables
- 16-level stack memory for storage of program return addresses and general-purpose use
A 16-bit-wide $\times 16$ deep internal hardware stack provides storage for program return addresses and gener-al-purpose use. The MAXQ7670 core implicitly uses the stack when executing an interrupt service routine (ISR) and also when running CALL, RET, and RETI instructions. The stack can also be explicitly used by the


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

application code to store data when context switching (e.g., during a call or an interrupt). Storing and retrieving data is executed through the PUSH, POP, and POPI instructions.
The incorporation of flash memory allows device reprogramming, eliminating the expense of discarding onetime programmable devices during development and field upgrades (see Figure 13 for the flash memory sector maps).
A 16-word key protects the flash memory from access by unauthorized individuals. Without supplying the 16word key, the password lock (PWL) bit in the SC register remains set, and the utility ROM is inaccessible. Supplying the 16 -word key makes the utility ROM transparent. The password-unlock command is issued through the TAP interface. The 16-word password is compared to the password in the program space to determine its validity.

Enabling a pseudo-Von Neumann memory map places the utility ROM, code, and data memory into a single contiguous memory map. Use this mapping scheme for applications that require dynamic program modification or unique memory configurations.


Figure 13. Flash Memory Sector Maps


Figure 12. MAXQ7670 Memory Map

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 


#### Abstract

Stack Memory A 16-bit-wide $\times 16$ deep internal hardware stack provides storage for program return addresses and gener-al-purpose use. The processor uses the stack automatically when executing the CALL, RET, and RETI instructions and when servicing interrupts. The stack stores and retrieves data through the PUSH, POP, and POPI instructions. On reset, the stack pointer, SP, initializes to the top of the stack (OFh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at SP and then decrement SP.


## Utility ROM

The utility ROM is a $8 \mathrm{~KB}(4 \mathrm{~K} \times 16)$ block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines accessed from application software. These include:

- In-system programming (bootstrap loader) over JTAG and CAN
- In-circuit debug routines
- Routines for in-application flash programming and fast table lookup
Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to location 0000h, the start of user-application code, or to one of the above routines. Utility ROM routines are accessible in the application software. For more information on the utility ROM contents, refer to the MAXQ7670 User's Guide.


## Programming Flash Memory

The MAXQ7670 allows the user to program its flash through the JTAG or the CAN port by allowing access to the ROM-based bootloader through these ports. The bootloader is entered in one of three ways: by a JTAG request during the power-up sequence, through a CAN request immediately after power-up when no password has been set, and by jumping to the bootloader from the application code. After a reset, the MAXQ7670 instruction pointer jumps to the beginning of ROM code (0x8000). The ROM code does some initial housekeeping and then looks for a request from the JTAG port. If there is a valid request (i.e., $\mathrm{SPE}=1, \mathrm{PSS}=00$ ), the processor establishes communication between the ROM bootloader and the JTAG port. If there is no JTAG request and the password has been set (0x0010 to $0 \times 001 \mathrm{~F}$ is not all 0 s or all Fs), then program execution
jumps to the application code at address $0 \times 0000$. If the password has not been set ( $0 \times 0010$ to 0x001F is all 0s or all Fs), the ROM code monitors the CAN port for 5 s waiting to receive $0 \times 3 E$. If this character is not detected within 5 s , program execution jumps to the application code at address $0 \times 000$. If $0 \times 3 \mathrm{E}$ is detected during the five-second window, the CAN port is established as the bootloader communication port and the MAXQ7670 responds with $0 \times 3 E$, verifying that it is in the loader mode. CAN bootloader communication speed is set to 500 kbaud when using a 16 MHz crystal and 250kbaud when using an 8 MHz crystal.
Once communication has been established with the loader, the host has access to all the family 0 commands regardless of the state of the PWL bit. If PWL = 0 , all the loader commands are accessible. Family 0 commands all start with a 0 and provide basic functionality, but do not allow access to information in either program memory or data memory. This prevents unauthorized access of proprietary information. A mass erase of the flash sets all flash memory including the password to 0xFFFFF. With this condition, it is as if no password has been set and the PWL bit is set to 0 , which allows access to all loader commands. For more information on password protection and loader commands, refer to the MAXQ7670 User's Guide.

## In-Application Programming

 The in-application programming feature allows the $\mu \mathrm{C}$ to modify its own flash program memory while simultaneously executing its application software. This allows on-the-fly software updates in mission-critical applications that cannot afford downtime. In-application programming also allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible flash programming functions that erase and program flash memory. These functions are described in detail in the MAXQ7670 User's Guide.
## Register Set

Register sets control the MAXQ7670 functions. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. Tables $2-5$ show the MAXQ7670 register set.

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Power Management
Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level. During periods of reduced activity, lower the system clock speed to reduce power consumption. Use the source-clock-divide feature to reduce the system clock speed to $1 / 2,1 / 4$, and $1 / 8$ of the source clock's speed. A lower power state is thus achievable without additional hardware. For extremely power-sensitive applications, two additional low-power modes are available:

- PMM: divide-by-256 power-management mode (PMME = 1)
- Stop mode (STOP = 1)

Enabling PMM reduces the system clock speed to 1/256 of the source clock speed, and significantly reduces power consumption. The optional switchback feature allows enabled interrupt sources including external, CAN, and SPI interrupts to bring the $\mu \mathrm{C}$ out of the power-management mode and to run at a faster system clock speed.
Power consumption is minimal in stop mode. In this mode, the external oscillator, internal RC oscillator, system clock, and all processing activity stop. Triggering an enabled external interrupt or applying an external reset signal to RESET brings the $\mu \mathrm{C}$ out of stop mode. Upon exiting stop mode, the $\mu \mathrm{C}$ can either wait for the external crystal to warm up, or execute immediately by using the internal RC oscillator as the crystal warms up.

## Interrupts

Multiple interrupt sources are available for quick response to internal and external events. Examples of events that can trigger an interrupt are:

- Watchdog interrupt
- GPIO0-GPIO7 interrupts
- SPI mode fault, write collision, receive overrun, and transfer complete interrupts
- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- CANO receive and transmit interrupts and a change in CANO status register interrupt
- ADC data ready interrupt
- Voltage brownout interrupts
- Crystal oscillator failure interrupt

Each interrupt has flag and enable bits. The flag indicates whether an interrupt event has occurred. Enable the $\mu \mathrm{C}$ to generate an interrupt by setting the enable bit. Interrupts are organized into modules. Enable the interrupt individually, by module, and globally.
The $\mu \mathrm{C}$ jumps to an ISR after an enabled interrupt event occurs. Use the interrupt identification register (IIR) to determine whether the interrupt is a system or peripheral interrupt. In the ISR, clear the interrupt flag to eliminate repeated interrupts from the same event. After clearing the interrupt, allow a delay before issuing the return from interrupt (RETI) instruction. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.
The MAXQ architecture uses a single interrupt vector (IV) and single ISR design. The IV register holds the address of the ISR. In the application code, assign a unique address to each ISR. Otherwise, the IV automatically jumps to 0000h, the beginning of application code, after an enabled interrupt occurs.

## Reset Sources

Reset sources are provided for $\mu \mathrm{C}$ control. Although code execution stops in the reset state, the internal RC oscillator continues to oscillate. Internal resets, such as the power-on and watchdog resets, pull $\overline{\mathrm{RESET}}$ low.

Power-On Reset (POR)
An internal POR circuit enhances system reliability. The POR circuit forces the device to perform a POR whenever a rising voltage on DVDD climbs above the POR threshold. At this point the following events occur:

- All registers and circuits enter the default state
- The POR flag (WDCN.7) sets to indicate if the source of the reset was a loss of power
- The internal 15 MHz RC oscillator becomes the clock source
- Code execution begins at location 8000h

Refer to the MAXQ7670 User's Guide for more information.
Watchdog Timer Reset
The watchdog timer functions are described in the MAXQ7670 User's Guide. Execution resumes at location 8000h following a watchdog timer reset.

## External System Reset

Pulling $\overline{\text { RESET }}$ low externally causes the device to enter the reset state. The external reset functions as described in the MAXQ7670 User's Guide. Execution resumes at location 8000h after $\overline{\mathrm{RESET}}$ is released.

## Microcontroller with 10-Bit ADC, <br> PGA, 64KB Flash, and CAN Interface

Crystal Selection
The MAXQ7670 uses an 8 MHz or 16 MHz Jauch JXG53P2 (or similar specification):
Frequency: 8 MHz or $16 \mathrm{MHz} \pm 0.25 \%$.
Cload: 12pF.
Co: < 7pF max.
Series resonance resistance: $\max 50 \Omega / 300 \Omega$ for $16 \mathrm{MHz} / 8 \mathrm{MHz}$, respectively.
Note: Series resonance resistance is the resistance observed when the resonator is in the series resonant condition. This is a parameter often stated by quartz crystal vendors and is called R1. When a resonator is used in the parallel resonant mode with an external load capacitance, as is the case with the MAXQ7670 oscillator circuit, the effective resistance is sometimes stated. This effective resistance at the loaded frequency of oscillation is:

$$
\text { R1 x ( } 1+(\mathrm{Co} / \text { Cload })) 2
$$

For typical Co and CLOAD values, the effective resistance can be greater than R1 by a factor of two.

## Development and Technical Support

Highly versatile, affordably priced development tools for this $\mu \mathrm{C}$ are available from Maxim and third-party suppliers. Tools for the MAXQ7670 include:

- Compilers
- Evaluation kits
- JTAG-to-serial converters for programming and debugging
A list of development tool vendors can be found at www.maxim-ic.com/microcontrollers. For technical support, go to www.maxim-ic.com/support.

Table 2. System Register Map

| REGISTER INDEX | MODULE NAME (BASE SPECIFIER) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AP (8h) | A (9h) | PFX (Bh) | IP (Ch) | SP (Dh) | DPC (Eh) | DP (Fh) |
| Oh | AP | A[0] | PFX[0] | IP | - | - | - |
| 1h | APC | A[1] | PFX[1] | - | SP | - | - |
| 2h | - | A[2] | PFX[2] | - | IV | - | - |
| 3h | - | A[3] | PFX[3] | - | - | OFFS | DP0 |
| 4h | PSF | A[4] | PFX[4] | - | - | DPC | - |
| 5 h | IC | A[5] | PFX[5] | - | - | GR | - |
| 6h | IMR | A[6] | PFX[6] | - | LCO | GRL | - |
| 7h | - | A[7] | PFX[7] | - | LC1 | BP | DP1 |
| 8h | SC | A[8] |  | - | - | GRS | - |
| 9 h | - | A[9] | - | - | - | GRH | - |
| Ah | - | A[10] | - | - | - | GRXL | - |
| Bh | IIR | A[11] | - | - | - | FP | - |
| Ch | - | A[12] | - | - | - | - | - |
| Dh | - | A[13] | - | - | - | - | - |
| Eh | CKCN | A[14] | - | - | - | - | - |
| Fh | WDCN | A[15] | - | - | - | - | - |

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Table 3. System Register Bit and Reset Values

| REGISTER | REGISTER BIT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AP |  |  |  |  |  |  |  |  | - | - | - | - | AP (4 Bits) |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| APC |  |  |  |  |  |  |  |  | CLR | IDS | - | - | - | MOD2 | MOD1 | MODO |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PSF |  |  |  |  |  |  |  |  | Z | S | - | GPF1 | GPFO | OV | C | E |
|  |  |  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IC |  |  |  |  |  |  |  |  | - | - | CGDS | - | - | - | INS | IGE |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IMR |  |  |  |  |  |  |  |  | IMS | - | IM5 | IM4 | IM3 | IM2 | IM1 | IM0 |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC |  |  |  |  |  |  |  |  | TAP | - | CDA1 | CDAO | UPA | ROD | PWL | - |
|  |  |  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{s}^{*}$ | 0 |
| IIR |  |  |  |  |  |  |  |  | IIS | - | 115 | 114 | \|13 | II2 | 111 | 110 |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CKCN |  |  |  |  |  |  |  |  | XT | - | RGMD | STOP | SWB | PMME | CD1 | CDO |
|  |  |  |  |  |  |  |  |  | $\mathrm{s}^{*}$ | 0 | $\mathrm{s}^{*}$ | 0 | 0 | 0 | 0 | 1 |
| WDCN |  |  |  |  |  |  |  |  | POR | EWDI | WD1 | WD0 | WDIF | WTRF | EWT | RWT |
|  |  |  |  |  |  |  |  |  | $\mathrm{s}^{*}$ | $\mathrm{s}^{*}$ | 0 | 0 | 0 | $\mathrm{s}^{*}$ | $\mathrm{s}^{*}$ | 0 |
| $\mathrm{A}[\mathrm{n}](0 . .15)$ | $\mathrm{A}[\mathrm{n}]$ (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PFX[n] (0..15) | PFX[n] (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IP | IP (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SP | - | - | - | - | - | - | - | - | - | - | - | - | SP (4 Bits) |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| IV | IV (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LC[0] | LC[0] (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LC[1] | LC[1] (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| OFFS |  |  |  |  |  |  |  |  | OFFS (8 Bits) |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DPC | - | - | - | - | - | - | - | - | - | - | - | WBS2 | WBS1 | WBSO | SDPS1 | SDPSO |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| GR | GR. 15 | GR. 14 | GR. 13 | GR. 12 | GR. 11 | GR. 10 | GR. 9 | GR. 8 | GR. 7 | GR. 6 | GR. 5 | GR. 4 | GR. 3 | GR. 2 | GR. 1 | GR. 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GRL |  |  |  |  |  |  |  |  | GR. 7 | GR. 6 | GR. 5 | GR. 4 | GR. 3 | GR. 2 | GR. 1 | GR. 0 |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BP | BP (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GRS | GR. 7 | GR. 6 | GR. 5 | GR. 4 | GR. 3 | GR. 2 | GR. 1 | GR. 0 | GR. 15 | GR. 14 | GR. 13 | GR. 12 | GR. 11 | GR. 10 | GR. 9 | GR. 8 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GRH |  |  |  |  |  |  |  |  | GR. 15 | GR. 14 | GR. 13 | GR. 12 | GR. 11 | GR. 10 | GR. 9 | GR. 8 |
|  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GRXL | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 7 | GR. 6 | GR. 5 | GR. 4 | GR. 3 | GR. 2 | GR. 1 | GR. 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| FP | FP (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DP[0] | DP[0] (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0$ | $0$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DP[1] | DP[1] (16 Bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

*Bits indicated by an "s" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7670 User's Guide for more information.

## Microcontroller with 10-Bit ADC, <br> PGA, 64KB Flash, and CAN Interface

Table 4. Peripheral Register Map

| REGISTER INDEX | M0 (0h) | M1 (1h) | M2 (2h) | M3 (3h) | M4 (4h) | M5 (5h) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oh | POO | - | T2CNAO | - | COC | - |
| 1h | - | - | T2HO | - | COS | APE |
| 2 h | - | - | T2RHO | - | COIR | ACNTL |
| 3 h | EIFO | - | T2CHO | - | COTE | - |
| 4 h | - | - | - | - | CORE | - |
| 5 h | - | - | - | - | COR | - |
| 6 h | - | SPIB | - | - | CODP | - |
| 7h | - | SPICN | - | - | CODB | - |
| 8h | PIO | SPICF | T2CNBO | - | CORMS | ADCD |
| 9 h | - | SPICK | T2VO | - | COTMA | - |
| Ah | - | FCNTL | T2RO | - | - | AIE |
| Bh | EIEO | - | T2CO | - | - | ASR |
| Ch | - | - | - | - | - | OSCC |
| Dh | - | - | - | - | - | - |
| Eh | - | - | - | - | - | - |
| Fh | - | - | - | - | - | - |
| 10h | PD0 | - | T2CFG0 | - | - | - |
| 11h | - | FPCTL | - | - | C0M1C | - |
| 12h | - | - | - | - | CoM2C | - |
| 13h | EIESO | - | - | - | COM3C | - |
| 14h | - | - | - | - | COM4C | - |
| 15h | - | - | - | - | C0M5C | - |
| 16h | - | - | - | - | C0M6C | - |
| 17h | - | - | - | - | C0M7C | - |
| 18h | PSO | - | ICDT0 | - | C0M8C | - |
| 19h | - | - | ICDT1 | - | C0M9C | - |
| 1Ah | - | - | ICDC | - | C0M10C | - |
| 1 Bh | PRO | - | ICDF | - | C0M11C | - |
| 1Ch | - | ID0 | ICDB | - | C0M12C | - |
| 1Dh | - | - | ICDA | - | C0M13C | - |
| 1Eh | - | - | ICDD | - | C0M14C | - |
| 1Fh | - | - | TM | - | C0M15C | - |

# Microcontroller with 10－Bit ADC， PGA，64KB Flash，and CAN Interface 

Table 5．Peripheral Register Bit Functions and Reset Values

| - |  | － | 음뚠 | $5 \circ \stackrel{i}{4}$ | O 0 | $\bigcirc$ | $\bigcirc$ | $\text { 这 } 0 \frac{\infty}{c}$ | $\frac{0}{2} \frac{0}{2}$ | 㐁吅部 |  | 20 $0_{0}^{\circ}$ | － |  | － | $\text { \| } \mid \text { \|ㅜㅜㅇ }$ |  | 斎 |  | 둥ㅇㅇ | 둥ㅇ | 은 율 | divicio | 定 | $\bigcirc$ | 잉ㅁㅇ | ${ }^{\circ}$ | ${ }_{0}^{0}$ | $\hat{x}^{\circ}$ | 㫫 | olo |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $3$ | $-\underset{\underline{w}}{ }$ |  | $\bar{\omega}$ | $0$ | EO | $0 \text { O気 }$ |  |  |  |  |  | $\bar{y} 0$ | － | － | $\bigcirc$ © |  |  |  | 웅웅 | Bex | 을ㅇㅇ |  | 苞完 | $\mid$ | 잉ㅇㅇ | ${ }_{0}$ | 3 | $b_{0}^{\circ}$ | － | \|o |  | － |
|  |  | $-\underset{\sim}{\sim}$ |  | wa | $\left.\begin{array}{c} N \\ 0 \\ 0 \end{array}\right)$ | $\bigcirc \bigcirc$ | $0 \text { 兑○ }$ |  |  |  |  |  | ¢ |  | N | o\| |  |  |  |  |  |  |  |  | \|ix |  |  | \％ | $\overbrace{0}^{0}$ |  | On |  |  |
|  | $10$ | $0.10$ | $0.10$ |  | $10$ | 10 | ． 10 | 110 |  | $\frac{4}{1}$ | － | \％ | － | $\bigcirc$ | \％ | －Nㅜㄴ | 운 |  | $0$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 䄳○ |  |  | $\left\lvert\, \begin{gathered} 0 \\ 0 . \hat{N}^{\prime} \end{gathered}\right.$ | $\sum_{\substack{0 \\ 0}}^{0}$ | ${ }_{0}^{\infty}$ |  |  | － | － |  |  |  |
|  | 葆 | 志 | $2$ |  |  | $\|t\| 0$ | $\bigcirc \text { Ofol of d }$ | $\mid \vec{d}$ |  |  |  | $\frac{\stackrel{t}{3}}{\frac{0}{6}}$ | － | $\bigcirc$ | $0$ | $1 \circ \text { 줄 }$ | $\circ \frac{1}{2}$ |  |  |  |  |  |  | 㫊。 | 晾别 |  | An |  |  | ＋ | － |  | ${ }_{3}{ }^{\text {it }}$ |
|  |  | $-$ | $0 \frac{80}{2}$ |  | $0$ | $00$ | $0 \%$ |  |  |  |  | $\begin{array}{\|l\|l\|} \hline \frac{8}{2} \\ \frac{0}{2} \\ 0 \end{array} 0.1$ | － |  | O | $0 \text { o }$ | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|c\|} \substack{n} \end{array}$ | 枈\| |  |  | 哥 | $\backsim$ |  | on io |  | $\circ$ |  |  |  | － | － |  | － |
|  |  | － |  | $\vdots$ | $0$ | $00$ | \％ 0 | 悉 |  |  | － | \％ | － |  |  | o잉ํ |  |  | \|o |  | $\left.\right\|_{\bar{\omega}}$ |  |  |  | 晾 |  | ¿ |  |  | 0 | $010$ |  |  |
|  |  | $-\underset{w}{x}$ | $\square$ |  | $\downarrow$ | $0$ | $0 \hat{N}$ |  |  |  |  |  |  |  |  | $\|0\|$ |  |  |  |  |  |  | 售 | \|oid |  | 잉ㅇㅇ | \| | 岑综 |  |  | $0$ |  | －î |
|  |  | $010$ | $\bigcirc 1.0$ | －1． 0 | － | － | 110 | $\bigcirc$ | （1） | $\bigcirc$ | $\bigcirc$ |  |  | － |  | － |  |  | － | $\bigcirc$ |  | $\sum_{\substack{\infty}}^{\infty}$ | $\left\|\begin{array}{c} \infty \\ 0 \\ 0 \\ \substack{0} \end{array}\right\|$ | $0$ |  | － | © | － |  |  | \|o |  | － |
|  | $\circ$ | $0.10$ |  | $0.10$ | － | － | －10 |  | （1） | － | $\|\circ\|$ | － |  | － |  | － 1 |  |  | － | － |  | ${\underset{c}{0}}_{\substack{0}}$ |  | 总家 |  | 䫆 | \％ | － | 10 |  | $10 .$ |  | $0_{0}^{10}$ |
| $\bigcirc$ | $\circ$ |  | 0110 | － 10 |  | － | － 10 | $\bigcirc$ | － |  | － | － |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $0$ |  | － | （ |  |  |  | － |  | － |
|  | 10 | 0.10 | 0.10 | 0.10 | － | － | －10 | － | \％ | － | － | － | － | $\bigcirc$ |  | － | － |  | － | － |  | $0 \stackrel{\rightharpoonup}{x}$ |  | $\stackrel{i}{i}_{\substack{0 \\ 0 \\ 0}}$ |  | A! | － |  | 110 |  | \|o |  | － |
|  |  |  | $0.10$ | $010$ | － | $\bigcirc$ | －10 | $\sqrt{\bar{a}}$ |  |  | － | － |  | $\bigcirc$ |  | － |  |  | － | － |  | 完 |  |  |  | a | － |  | ， 10 |  | olid |  | －180 |
| $\stackrel{\sim}{\sim} 1$ | 110 | 0.10 | 0.10 | － 10 | － | 10 | －10 | 景 | （1） | － | － | － |  | － |  | － 1 |  |  | － |  |  |  |  | $$ |  | $\underbrace{0}_{0}$ | （1） | － |  |  | － |  | O20 |
| $\pm$ | － | 1． 0 | $0 \mid 10$ | $010$ | － | $10$ | －10 | － | － | － | － | － | － | $\bigcirc$ |  | －I | － |  | － | － |  |  |  |  |  | $\bigcirc$ | － | － | 10 |  | － |  | － |
|  | $10$ |  | $0 \mid 10$ | － 10 | $10$ |  |  |  |  | $\bigcirc$ | － | $10$ | 10 | 10 |  | － |  |  |  | $\bigcirc$ |  |  |  | － |  | $0$ | ¢ | － | ， 10 |  | $10$ |  | ？ |
|  | ঃ | $\frac{\text { 迷 }}{}$ | 은 | 울 | $\bigcirc$ | $\begin{aligned} & \text { 亗 } \\ & \hline \end{aligned}$ | i | 온 | $\frac{(\stackrel{0}{5}}{\circ}$ | $\frac{\frac{z}{0}}{\frac{c}{0}}$ | $\begin{array}{\|l\|l} \frac{u}{0} \\ \hline \end{array}$ | $\frac{\ddot{y}}{\frac{0}{0}}$ | 至 |  | $\bigcirc$ | $\bigcirc$ | $\underset{\sim}{2}$ | $\stackrel{ }{ }$ |  | $\begin{array}{\|l} \stackrel{\circ}{\widetilde{\sim}} \\ \stackrel{\sim}{2} \end{array}$ | $\begin{array}{\|c} \stackrel{0}{0} \\ \underset{\sim}{\sim} \end{array}$ | $\underset{\lambda}{\stackrel{D}{\wedge}}$ | $\begin{array}{\|l\|l} \stackrel{\circ}{\mathbb{N}} \end{array}$ | $\underset{\sim}{\underset{\sim}{2}}$ | $\begin{array}{\|l} \hline \stackrel{i}{U} \\ \underset{\sim}{2} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \stackrel{0}{0} \\ & \hline \end{aligned}$ | 佥 | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | $\stackrel{\text { U }}{\text { O}}$ | $\bigcirc$ | O | ¢ | － |

```
Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface
```


## MAXQ7670

# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Table 5. Peripheral Register Bit Functions and Reset Values (continued)

| Register | REGISTER BIT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| com13C | - | - | - | - | - | - | - | - | MSRDY | ETI | ERI | INTRQ | ExTRQ | MTRQ | ROW/TIH | DTUP |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | , | 0 | 0 | 0 | 0 |
| COM14C | - | - | - | - | - | - | - | - | MSRDY | ETI | ERI | INTRQ | ExTRQ | MTRQ | ROW/TIH | DTUP |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| COM15C | - | - | - | - | - | - | - | - | MSRDY | ETI | ERI | INTRQ | ExTRQ | MTRQ | ROW/TIH | DTUP |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | 0 | 0 | 0 |
| APE | - | - | LRAPD | VIBE | VDBE | VDPE | VABE | - | - | - | PGGO | - | - | BIASE | - | ADCE |
|  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ACNT | - | ADCMX 3 | ADCMX2 | ADCMX1 | ADCMX0 | - | ADCBIP | - | - | ADCDUL | ADCRSEF | ADCASD | ADCBY | ADCS2 | ADCS1 | ADCSO |
|  | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADCD | - | - | - | - | - | - | ADCD. 9 | ADCD. 8 | ADCD. 7 | ADCD. 6 | ADCD. 5 | ADCD. 4 | ADCD. 3 | ADCD. 2 | ADCD. 1 | ADCD. 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| AIE | - | - | - | - | - | - | - | - | - | HFFIE | VIOBIE | DVBIE | AVBIE | - | ADCIE | - |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ASR | VIOLVL | DVLVL | AVLVL | - | XHFRY | - | - | - | - | HFFINT | VIOBI | DVBI | AVBI | - | ADCRY | - |
|  | 0 | 0 | 0 | 0 | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| oscc | - | - | - | - | $\bigcirc$ | - | - | $\bigcirc$ | - | ADCCD1 | ADCCDO | - | - | XTE | RCE | - |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | 0 | - | 0 | 0 | 0 | 0 | 0 | 0 |

Bits ind " $D B$ " have realwrite access only in background or debug mode. These bits are cleared after a POR Bits indicated by "DW" are only written to in debug mode. These bits are cleared after a POR. The OSCC register is cleared to 0002h after a POR and is not affected by other forms of reset.

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

Typical Application Circuit


# Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface 

Pin Configuration


PROCESS: CMOS

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 40 TQFN-EP | $\mathrm{T} 4055+1$ | $\underline{\mathbf{2 1 - 0 1 4 0}}$ |

## Microcontroller with 10-Bit ADC, PGA, 64KB Flash, and CAN Interface

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $11 / 08$ | Initial release | - |
| 1 | $7 / 09$ | Updated Ordering Information to indicate automotive qualified part | 1 | implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

